Skip to content

AMD Mainboard 7040 Series - Two lanes labeled as 15 #35

Open

Description

@regaly

There are double PCIe link(x1 Lane 15) between P52 M.2 wlan/bt slot and APU on page 1. I think one should be USB 2.0, but you've forget to edit after copy-paste.

Activity

  1. WizardTim commented on Apr 9, 2024

    @WizardTim

    Agreed, page 4 does show USB 2.0 (port 6) and a single PCIe x1 (lane 15) on the connector which is correct for E key M.2.

    However PCIe 2.0 also doesn't make much sense as lane 15 on Phoenix is a PCIe 4.0 interface. This would also bandwidth limit WiFi 7 upgrades like the Intel BE200 so I assume that's a typo as well? Although I wouldn't be surprised if it's only qualified for 3.0 speeds due to routing.

  2. KosmX commented on Aug 19, 2024

    @KosmX
    Bus 001 Device 001: ID 1d6b:0002 Linux Foundation 2.0 root hub
      iSerial                 1 0000:c1:00.3
    

    and BT is on this USB not on PCIe

    Bus 001 Device 005: ID 0e8d:e616 MediaTek Inc. Wireless_Device
    
  3. changed the title [-]Error in Mainboard_Interfaces_Schematic_7040_Series.pdf block diagram[/-] [+]AMD Mainboard 7040 Series - Two lanes labeled as 15[/+] on Oct 18, 2025
  4. JohnAZoidberg commented on Oct 18, 2025

    @JohnAZoidberg
    Member

    However PCIe 2.0 also doesn't make much sense as lane 15 on Phoenix is a PCIe 4.0 interface. This would also bandwidth limit WiFi 7 upgrades like the Intel BE200 so I assume that's a typo as well? Although I wouldn't be surprised if it's only qualified for 3.0 speeds due to routing.

    It's PCIe Gen2 x4, which has a theoretical bandwidth of 2 GByte/s or 16 GBit/s. Plenty fast for WiFi

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions