Skip to content
This repository was archived by the owner on Aug 5, 2026. It is now read-only.

Actions: The-OpenROAD-Project/FakeRAM2.0

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
33 workflow runs
33 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
update README with migration msg (#21) Run CI #51: Commit 8e6cd66 pushed by maliberty
26s main
main
26s
update README with migration msg Run CI #50: Pull request #21 opened by maliberty
25s new-msg
new-msg
25s
update README with migration msg Run CI #49: Commit 5dc5398 pushed by maliberty
26s new-msg
new-msg
26s
update README with migration msg Run CI #48: Commit 5dc5398 pushed by maliberty
29s new-msg
new-msg
29s
Removed portions of specify block from Verilog (#19) Run CI #47: Commit c4b4a6c pushed by maliberty
26s main
main
26s
Fixed hard-coded addr bus in memory read/write statements (#20) Run CI #46: Commit 6f62c65 pushed by maliberty
27s main
main
27s
Fixed hard-coded addr bus in memory read/write statements Run CI #45: Pull request #20 synchronize by jeffng-or
38s jeffng-or:memory-rw-addr-bus
jeffng-or:memory-rw-addr-bus
38s
Fixed hard-coded addr bus in memory read/write statements Run CI #44: Pull request #20 opened by jeffng-or
26s jeffng-or:memory-rw-addr-bus
jeffng-or:memory-rw-addr-bus
26s
Removed portions of specify block from Verilog Run CI #43: Pull request #19 opened by jeffng-or
19s jeffng-or:verilog-mods
jeffng-or:verilog-mods
19s
LEF mods to support spreadsheet output (#18) Run CI #42: Commit d2d0e84 pushed by jeffng-or
19s v1.1.0
v1.1.0
19s
LEF mods to support spreadsheet output (#18) Run CI #41: Commit d2d0e84 pushed by maliberty
27s main
main
27s
LEF mods to support spreadsheet output Run CI #40: Pull request #18 opened by jeffng-or
21s jeffng-or:lef-mods
jeffng-or:lef-mods
21s
increased precision for floats in output files (#17) Run CI #39: Commit fe939a1 pushed by jeffng-or
18s v1.0.0
v1.0.0
18s
increased precision for floats in output files (#17) Run CI #38: Commit fe939a1 pushed by maliberty
23s main
main
23s
increased precision for floats in output files Run CI #37: Pull request #17 opened by jeffng-or
22s jeffng-or:output-precision-changes
jeffng-or:output-precision-changes
22s
added related pins to rw_port_group (#16) Run CI #36: Commit 23f8a37 pushed by maliberty
20s main
main
20s
added related pins to rw_port_group Run CI #35: Pull request #16 opened by jeffng-or
24s jeffng-or:add-related-pins
jeffng-or:add-related-pins
24s
Fixed test RE's (#15) Run CI #34: Commit b0a6bf1 pushed by maliberty
17s main
main
17s
Fixed test RE's Run CI #33: Pull request #15 opened by jeffng-or
19s jeffng-or:fixed-regexp
jeffng-or:fixed-regexp
19s
fixed RE strings Run CI #32: Commit ac53b57 pushed by jeffng-or
18s fix-regexp
fix-regexp
18s
fixed RE strings Run CI #31: Commit ac53b57 pushed by jeffng-or
19s fix-regexp
fix-regexp
19s
Fix write logic in SP model (#14) Run CI #30: Commit 4fb92f4 pushed by maliberty
26s main
main
26s
Fix write logic in SP model Run CI #29: Pull request #14 synchronize by povik
50s povik:fix-sp-write
povik:fix-sp-write
50s
Fix write logic in SP model Run CI #28: Pull request #14 synchronize by povik
27s povik:fix-sp-write
povik:fix-sp-write
27s
Fix write logic in SP model Run CI #27: Pull request #14 opened by povik
19s povik:fix-sp-write
povik:fix-sp-write
19s