Repository navigation

Digital_Design_IPs

Public

About

SystemVerilog, Verification and C...

0 stars

1 watching

Report repository

Name		Name	Last commit message	Last commit date
Bus Protocol		Bus Protocol
IPs		IPs
Neural_network_SV/FCNN		Neural_network_SV/FCNN
RISC-V		RISC-V
UVM Components		UVM Components
uvm_source_code_1800.2-2020.3.1		uvm_source_code_1800.2-2020.3.1
.git_hidden_message		.git_hidden_message
README.md		README.md
transcript		transcript

Repository files navigation

Introducition

Hello, this Repo will be where i shared my projects i've got in touch with!

About

SystemVerilog, Verification and C...

0 stars

1 watching

Report repository

Releases

Packages

Contributors

Languages