Skip to content
#

bus-interface

Here are 4 public repositories matching this topic...

Language: All
Filter by language

bus interface, integrating LFSR’s for streamlined register management. Enabled seamless master-peripheral communication, enhancing system efficiency. Orchestrated comprehensive design stages, yielding a versatile RTL architecture for diverse applications

  • Updated May 28, 2024
  • Verilog

SystemVerilog model of the Intel 8088 microprocessor bus interfacing to memory and I/O — Moore and Mealy FSM memory/IO modules, SystemVerilog interfaces with modports, a bus-functional model driving encrypted 8088 IP, and a self-checking testbench. Intro to SystemVerilog course project.

  • Updated May 26, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the bus-interface topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the bus-interface topic, visit your repo's landing page and select "manage topics."

Learn more