Workflow runs · OpenSiliconHub/CipherCore · GitHub

Actions

All workflows
Workflows
- .v/.sv Linting .v/.sv Linting
- Verilog Simulation Verilog Simulation
Management
- Caches
- Deployments

All workflows

Actions

Loading...
Loading

Showing runs from all workflows

9 workflow runs

9 workflow runs

added pre-routing synth srcipts .v/.sv Linting #32: Commit 6e144da pushed by MrAbhi19

22s main

main

22s

Update README.md .v/.sv Linting #31: Commit fea738b pushed by MrAbhi19

16s main

main

16s

improved chacha20 directory .v/.sv Linting #30: Commit a28f7e9 pushed by MrAbhi19

21s main

main

21s

Update README.md .v/.sv Linting #29: Commit 5364b7b pushed by MrAbhi19

20s main

main

20s

removed the non-cryptographically secure PRNGs .v/.sv Linting #28: Commit d55d000 pushed by MrAbhi19

19s main

main

19s

Update trivium_tb.sv .v/.sv Linting #27: Commit 1ea895c pushed by MrAbhi19

20s main

main

20s

Update trivium.v .v/.sv Linting #26: Commit b974e03 pushed by MrAbhi19

19s main

main

19s

removed log and vcd files .v/.sv Linting #25: Commit 89da899 pushed by MrAbhi19

19s main

main

19s

Update linting.yml .v/.sv Linting #24: Commit 312246a pushed by MrAbhi19

2m 48s main

main

2m 48s